AD28MSP01 |
RFQ for AD28MSP01 |
![]() |
| Product | Manufacturers | Pack | D/C |
| AD28MSP01 | - | PLCC-44 | - |
The AD28msp01 is a complete analog front end for high performance DSP-based modems. The device includes all data conversion, filtering, and clock generation circuitry needed to implement an echo-cancelling modem with a single host digital signal processor. Software-programmable sample rates and clocking modes support all established modem standards. The AD28msp01 simplifies overall system design by requiring only +5 volts.
The inclusion of on-chip anti-aliasing and anti-imaging filters and 16-bit sigma-delta ADC and DAC ensures a highly integrated and compact solution for FAX or data MODEM applications. Sigma-delta conversion technology eliminates the need for complex off-chip anti-aliasing filters and sample-and-hold circuitry.
The AD28msp01 utilizes advanced sigma-delta technology to move the entire echo-cancelling modem implementation into the digital domain. The device maintains a 72 dB SNR throughout all filtering and data conversion. Purely DSP-based echo cancellation algorithms can thereby maintain robust bit error rates under worst-case signal attenuation and echo amplitude conditions.
The AD28msp01's on-chip interpolation filter resamples the received signal after echo cancellation in the DSP, freeing the processor for other voice or data communications tasks.
Typical Application |
Features |
| ·High Performance DSP-Based Modems·V.32ter, V.32bis, V.32, V.22bis, V.22, V.21,·Bell 212A, 103·Fax and Cellular-Compatible Modems·V.33, V.29, V.27ter, V.27bis, V.27, V.26bis·Integrated Fax, Modem, and Speech Processing | ·Complete Analog l/O Port for DSP-Based FAX/MODEM Applications·Linear-Coded 16-Bit Sigma-Delta ADC·Linear-Coded 16-Bit Sigma-Delta DAC·On-Chip Anti-Alias and Anti-lmage Filters·Digital Resampling/lnterpolation Filter·7.2 kHz, 8.0 kHz, and 9.6 kHz Sampling Rates·8/7 Mode for 8.23 kHz, 9.14 kHz, and 10.97 kHz·Sampling Rates·Synchronous and Asynchronous DAC/ADC Modes·Bit and Baud Clock Generation·Transmit Digital Phase-Locked Loop for Terminal·Synchronization·Independent Transmit and Receive Phase Adjustment·Serial Interface to DSP Processors·+5 V Operation with Power-Down Mode·28-Pin Plastic DlP/44-Lead PLCC/28-Lead SOIC |